February, 2017
www.us-
tech.com www.xjtag.com Cadence
New XJTAG DFT Assistant tool for OrCAD Capture
® ®
Free, easy-to-use ‘Design for Test’ plugin so you can catch errors before layout and avoid costly re-spins
Page 107
XJTAG Technology Partner
D“Developed by XJTAG, the software for OrCAD Capture will significantly increase the Design for Test and ebug capabilities of the schematic capture and PCB design system. OrCAD Capture has a multitude of
manage their PCB designs efficiently, from initial schematic entry through design analysis and rule checking,
features that help engineers layout optimisation,
component selection and BOM management. Tools such as automated wiring accelerate laborious processes, viewers with color coding help inspect nets and navigate connection hierarchies, and database and search tools help streamline component selection.
Engineers now need to be able
to determine at the schematic stage how they can best implement Flash programming, JTAG debugging and boundary scan testing. With OrCAD Capture users now have access to XJTAG DFT Assistant to help check that JTAG chains on the board are setup correctly and ready to support testing, debugging and programming. By eliminating errors and helping ensure the JTAG chain is used to its full potential, DFT Assistant helps boost test coverage and ensures that prototype boards can be tested and programmed with boundary scan as soon as they are received back from assembly.
Verifying designs at the schematic
stage delivers advantages from the beginning of the product lifecycle. It can help check for errors before any hardware is built. The extra effort really starts to show its value when the first prototype boards are produced enabling connection tests to be done in minutes whereas manual probing can take hours to locate shorts or opens if the board will not start up. Having a working JTAG capability early in the debug stage will enable accelerate board bring up and enable firmware programming and CPU debugging as well as boundary scan testing.
Advertorial See at APEX, Booth 2505 “We saw that our customers
could benefit from direct integration of JTAG in OrCAD Capture,” comments Kishore Karnane, Director Product Management, Cadence OrCAD Solutions. “XJTAG was the ideal partner to help us achieve this, bringing their specialist knowledge and their expertise in testability issues and design.”
The result of this collaboration,
XJTAG DFT Assistant for OrCAD Capture, consists of the XJTAG Chain Checker and XJTAG Access
opinion “
coverage using the minimum number of test points. So it is vital to know what JTAG access is available at the schematic stage. The XJTAG DFT Assistant for OrCAD Capture makes it easy for us to see the test coverage as the design evolves and this allows us to optimize our testing before the PCB is produced.
“ ” We need to determine early in the design phase how to maximize test ” ”
Viewer. XJTAG Chain Checker identifies common design issues such as connection errors in the JTAG chain design or incorrect termination of signals at Test Access Ports (TAPs). A single mistake in this area of the product design could prevent the chain from working, so it is vital that checks are done before the PCB is produced.
XJTAG Access Viewer helps
engineers assess the testability of their design, and identify where coverage could be improved, by displaying the extent of JTAG access as an overlay on the schematic diagram. A helpful selection tool enables engineers to analyze specific areas of interest easily by displaying the test access to nets (read, write, power/ground
Urs Allemann Director Design Services ed electronic design ag Switzerland
Wir müssen frühzeitig in der Designphase feststellen, wie die
Testabdeckung mit der minimalen Anzahl von Testpunkten maximiert werden kann. Daher ist es entscheidend, zu wissen, welchen JTAG-Zugang in der schematischen Phase zur Verfügung steht. Der XJTAG DFT-Assistent für OrCAD Capture erleichtert es uns, die Testabdeckung bei der Entwicklung des Designs vorauszusehen. So können wir unsere Tests optimieren, bevor die Leiterplatte hergestellt wird.
or no access) individually or in groups by selecting them using checkboxes. The nets are color coded by their JTAG access to aid inspection.
Kishore Karnane sums up,
“XJTAG DFT Assistant enables us to deliver even greater value for our customers by providing powerful testability analysis. The deep understanding of JTAG / boundary scan and design automation, by XJTAG, has ensured a high-quality solution that enables users of OrCAD Capture to create even better products more quickly and efficiently.”
Cadence products are distributed
by FlowCAD in Germany, Austria, Switzerland, Poland, Czech Republic, Slovakia, Hungary, Romania, Bulgaria and South Africa.
www.FlowCAD.com
Data Bank
Company
Nature of business
Main products
Customers Founded
Employees Revenues Locations
Web site
Cadence Design Systems HQ USA
Leading provider of electronic
design automation (EDA) tools, software, IP and services
Broad portfolio of tools for the
design and verification of chips, packages, boards, entire systems Global electronic design community 1988
6700+ worldwide US $1.7 billion
San Jose, California, USA Offices worldwide
www.cadence.com
www.xjtag.com
Page 1 |
Page 2 |
Page 3 |
Page 4 |
Page 5 |
Page 6 |
Page 7 |
Page 8 |
Page 9 |
Page 10 |
Page 11 |
Page 12 |
Page 13 |
Page 14 |
Page 15 |
Page 16 |
Page 17 |
Page 18 |
Page 19 |
Page 20 |
Page 21 |
Page 22 |
Page 23 |
Page 24 |
Page 25 |
Page 26 |
Page 27 |
Page 28 |
Page 29 |
Page 30 |
Page 31 |
Page 32 |
Page 33 |
Page 34 |
Page 35 |
Page 36 |
Page 37 |
Page 38 |
Page 39 |
Page 40 |
Page 41 |
Page 42 |
Page 43 |
Page 44 |
Page 45 |
Page 46 |
Page 47 |
Page 48 |
Page 49 |
Page 50 |
Page 51 |
Page 52 |
Page 53 |
Page 54 |
Page 55 |
Page 56 |
Page 57 |
Page 58 |
Page 59 |
Page 60 |
Page 61 |
Page 62 |
Page 63 |
Page 64 |
Page 65 |
Page 66 |
Page 67 |
Page 68 |
Page 69 |
Page 70 |
Page 71 |
Page 72 |
Page 73 |
Page 74 |
Page 75 |
Page 76 |
Page 77 |
Page 78 |
Page 79 |
Page 80 |
Page 81 |
Page 82 |
Page 83 |
Page 84 |
Page 85 |
Page 86 |
Page 87 |
Page 88 |
Page 89 |
Page 90 |
Page 91 |
Page 92 |
Page 93 |
Page 94 |
Page 95 |
Page 96 |
Page 97 |
Page 98 |
Page 99 |
Page 100 |
Page 101 |
Page 102 |
Page 103 |
Page 104 |
Page 105 |
Page 106 |
Page 107 |
Page 108 |
Page 109 |
Page 110 |
Page 111 |
Page 112 |
Page 113 |
Page 114 |
Page 115 |
Page 116 |
Page 117 |
Page 118 |
Page 119 |
Page 120 |
Page 121 |
Page 122 |
Page 123 |
Page 124