July, 2017
www.us-tech.com
Page 51
Shadow Moiré Measurement Techniques for Discontinuous and Semi-Reflective Surfaces
By Neil Hubble, Director of Engineering, Akrometrix F
lip chip packages are seldom perfectly co-pla- nar; instead, there exists an angle between the die and package substrate, which
becomes a critical factor in maintaining product yield and reliability. Point-to-point height measur- ing quality checks for die tilt can be time-consum- ing, and may also create reproducibility issues from one user to another. Shadow moiré technology is a full-field optical
inspection technique commonly used for flatness characterization in the semiconductor industry, particularly at elevated temperatures. However, there are two limitations to shadow moiré. First, shadow moiré requires a diffuse reflective surface for measurement. Second, shadow moiré is unable to measure sudden step heights. Here we look at case study data
from samples with two or more sepa- rated planes. Using shadow moiré for this measurement can reduce the time it takes while improving the consis- tency of the measurements from user to user. As shadow moiré tools are often used during temperature flat- ness measurements, this added appli- cation can reduce the number of dif- ferent measurement tools needed in quality assurance labs
Using Shadow Moiré Shadow moiré uses directional
light, a camera, a vertical motion sys- tem, and a piece of glass with a pat- tern of opaque lines — a diffraction grating. Traditionally, shadow moiré measurements have been used to define warpage or flatness of a contin- uous surface having no ability to measure surfaces where height changes occur suddenly, by either exceeding a maximum slope of 0.2 or a maximum step height between two adjacent points no greater than 100 µm, depending on the grating pitch. Early shadow moiré, prior to any phase stepping technology, was based
As a general rule, changes greater than one fifth of the measurement fringe value between two adjacent pixels can start to introduce
issues. This translates to a maximum measurable slope of the surface of approxi- mately 0.2, which is equiva- lent to an angle of 11.3°.
on counting transitions of dark and light fringes. The geometry of shadow moiré allows calculation of a specific height associated with each fringe, known as “fringe value.” Inherent to this approach is the limitation that transitions between each fringe must be counted along a path. Therefore, very steep slopes or
sudden changes in height lose the count or order of the fringe. As a gen- eral rule, changes greater than one fifth of the measurement fringe value between two adjacent pixels can start to introduce issues. This translates to a maximum measurable slope of the surface of approximately 0.2, which is equivalent to an angle of 11.3°. Akrometrix previously studied
die tilt by hand, with more theoretical implementation. Software develop- ment has since been underway, and die tilt angle measurement now exists as a gauge in Akrometrix’s Surface Analysis processing software.
www.nordsondage.com I
globalsales@nordsondage.com See at SEMICON West, Booth 5644
Flip chip with exposed die, measured with digital fringe projection.
Measurement Workflow Confirm if the optics of the die surface allows
for shadow moiré measurement. This is done by taking a physical shadow moiré measurement and confirming the phase amplitude threshold max/min. Then, identify multiple sample locations in the shadow moiré field of view. This step only needs to be done once per sample type and layout. Identify the die and reference surfaces in the
software GUI. These locations are reused for each surface, so this step is also done only once per sam- ple type. Repeat the process of identifying surfaces and die surfaces if multiple die locations exist per
Continued on page 55 Advanced Wafer Level Bondtesting
The Nordson DAGE 4800 bondtester
The most advanced bondtester on the market Award winning
Wafer testing from 200mm to 450mm diameter Automation software
Automatic edge lift chuck Integrated heated debris removal station
4800 INTEGRA
Automated on wafer testing
Virtually operator free testing Full SECS/GEM integration Automatic wafer justifier Cleanroom compatible
Visit us at Semicon West Booth No. 5644
Page 1 |
Page 2 |
Page 3 |
Page 4 |
Page 5 |
Page 6 |
Page 7 |
Page 8 |
Page 9 |
Page 10 |
Page 11 |
Page 12 |
Page 13 |
Page 14 |
Page 15 |
Page 16 |
Page 17 |
Page 18 |
Page 19 |
Page 20 |
Page 21 |
Page 22 |
Page 23 |
Page 24 |
Page 25 |
Page 26 |
Page 27 |
Page 28 |
Page 29 |
Page 30 |
Page 31 |
Page 32 |
Page 33 |
Page 34 |
Page 35 |
Page 36 |
Page 37 |
Page 38 |
Page 39 |
Page 40 |
Page 41 |
Page 42 |
Page 43 |
Page 44 |
Page 45 |
Page 46 |
Page 47 |
Page 48 |
Page 49 |
Page 50 |
Page 51 |
Page 52 |
Page 53 |
Page 54 |
Page 55 |
Page 56 |
Page 57 |
Page 58 |
Page 59 |
Page 60 |
Page 61 |
Page 62 |
Page 63 |
Page 64 |
Page 65 |
Page 66 |
Page 67 |
Page 68 |
Page 69 |
Page 70 |
Page 71 |
Page 72 |
Page 73 |
Page 74 |
Page 75 |
Page 76 |
Page 77 |
Page 78 |
Page 79 |
Page 80 |
Page 81 |
Page 82 |
Page 83 |
Page 84 |
Page 85 |
Page 86 |
Page 87 |
Page 88 |
Page 89 |
Page 90 |
Page 91 |
Page 92