search.noResults

search.searching

dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Page 54


www.us- tech.com


August, 2019


DDR Memory Connectivity Testing and Boundary Scan


By Stephen Love, CTO, XJTAG


BGA packages, ways to verify error- free assembly become ever more important. One option is boundary scan testing, which offers an automat- ed method to check components are operational, correctly placed, and free from soldering faults, without the need to run any software on the board.


W When JEDEC published stan-


dards for GDDR5 and DDR4 memo- ries, they defined inbuilt test features that work with these systems to sup- port rapid checking for assembly faults. Such methods can prevent many wasted hours by providing early detection of problems, and are as applicable to the first prototype boards as they are to mainline production. The drive to support this style of


in-circuit testing has continued into the latest GDDR6 specification, pub- lished at the end of 2018. Connectivity test methods are available for these memory devices, and similar checks can be performed on LPDDR4 and DDR3 components, which do not incorporate inbuilt test modes.


DDR4 Co Larger DDR4 memories include


a test feature that can be used to check the connectivity of their pins. When the Test Enable (TEN) input is assert-


Figure 1: DDR4 connectivity testing. By applying a series of different


test patterns and reading the result- ant outputs, it is possible to confirm that the non-power pins are free from open-circuit, short-circuit or “stuck- at” faults. If a defect is found, a care- ful choice of input patterns even allows the fault to be pinpointed to a specific net. The advantage of this method is


6/17/19 1:07 PM Page 1


that the test is performed without the need to write or read the memory


cation to apply these test sequences and to monitor the resulting outputs is to use boundary scan techniques. This rarely requires any changes to the circuit board. In most designs, the DDR4 balls are already routed to a processor or FPGA that probably has boundary scan capability. To initiate a connectivity test, a


PC connected over the JTAG port places the processor or FPGA into JTAG test mode. This isolates its


ith the complexity of electron- ic circuits continually grow- ing and the increased use of


ed, the memory cells become bypassed and the pins’ functionality changes. Many become inputs, which an inter- nal asynchronous logic tree combines to produce outputs on other pins.


cells themselves, making it a fast process.


Gaining Access with JTAG The simplest way for a PC appli-


non-power pins from their normal functionality and instead connects them internally to a boundary scan register. This gives the PC control of the nets connected to those pins as shown in Figure 1. In this way, PC- based software can control the mem- ory’s TEN pin and apply the required test vectors. The resulting outputs are read


back into the register and then clocked serially out of the board’s JTAG port for the PC software to analyze. This is all done without the need for any soft- ware to run on the board and is there- fore suitable for early prototypes before any code has been written. All the low-level control is performed automatically by PC software that uses imported BOMs and netlists to make the process simple.


Practical Limitations While this test mode was a wel-


come addition to the DDR specifica- tion, its approach of fixing which pins are inputs and which are outputs does


impose limitations. For


instance, the memory’s DQS_t and DQS_c lines are used as two separate outputs in test mode. However, because they form a differential pair in normal use, the JTAG device’s pins they connect to are often fixed in differential mode and therefore can- not be read as two independent logic


Continued on next page


Transformers and Inductors 


 


  


  ht.


Audio / 400Hz / Pulse Multiplex / Data Bus DC-DC Converter Transformers / Power& EMI Inductors


 





VISIT OUR EXCITING NEW WEBSITE www.picoelectronics.com


Featuring our easy-to-use product Search Wizard!   DC-DC CONVERTERS PICOELECTRONICS, Inc.


www.picoelectronics.com 143 Sparks Ave., Pelham, New York 10803


See PICO’s full line catalog at


Call Toll Free 800-431-1064 • FAX 914-738-8225 E Mail: info@picoelectronics.com


Electric Adjust Packaging Benches 1proline.com PH: 800 739 9067 Most Popular Hand Crank Adjust


For all your workbench needs.


...thinkPICOsmall!


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80  |  Page 81  |  Page 82  |  Page 83  |  Page 84  |  Page 85  |  Page 86  |  Page 87  |  Page 88