search.noResults

search.searching

dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Page 74


www.us-tech.com


September, 2017


Ambient Shadow Moiré Warpage Measurements Reduce Defect Rates


By Eric Moen, Vice President of Sales and Marketing, Akrometrix T


he electronics assembly indus- try is being challenged with materials, components and assemblies that are more prone to warpage-induced defects both pre- reflow and in-between reflow stages. The majority of traditional warpage and deformation testing has taken place in a controlled environment. During testing, shadow moiré or some other method of metrology, recommended by standards such as JEDEC JESD22-B112A and JEITA ED-7306, is performed in a thermal environment designed to emulate the reflow oven. However, there is an in- creasing interest in measuring the flatness of substrates, compo- nents and materials at ambient temperature in the assembly area. Components and substrates are getting smaller, thinner, and are adding layers of complexity, which all affect their coefficients of thermal expansion (CTE) and the resulting warpage.


A Study in Warpage


A recent study was conducted to identify the key factors contributing to the warpage of a particular mod- ule, soldered directly to a carrier board using a land grid array (LGA) pattern. This type of solder joint is relatively thin — defined only by the thickness of the deposited solder paste — and therefore highly sensi- tive to warpage effects. The manufac- turer was experiencing high failure rates due to open solder joints at the


corners of the module.


Incoming module arrays were initially hand-sorted using IPC-TM- 650 Test Method 2.4.22 into three categories, according to their severity of warpage. This process of hand- sorting boards was arduous, leading the team to look for a more efficient method. The manufacturer was able


cuits in a short period of time. The results of the study were published in a paper, “Understand- ing PCB Design Variables that Contribute to Warpage During Module-Carrier Attachment,” which was presented at SMTA Inter- national in 2016.


The initial rough measure-


bare PCBs, many of which were des- tined to be scrapped. When data was being collected for the study, the only available method for shadow moiré measurement of room temperature samples was to place each six-up sample into a warpage measurement tool that contained an oven chamber at room temperature, capture the warpage data, remove, and repeat.


With the introduction of Akrometrix’s TTSM (tabletop shadow moiré) system, users now have access to a low-cost tool that more effectively gathers warpage data without the complexity of an oven chamber.


Samples and Results


49 mm (1.9 in.) module (left) and a full 132 mm (5.2 in.) six-up module pallet.


to reduce its defects per million (DPM) from 50,000 to 10,000. This was an obvious improvement, but still well above the company’s target defect rate of 1,500.


In phase two of the study, the DPM rate was reduced to the target of 1,500 after identifying the two pri- mary causes of the warpage defects. The key to this success was using shadow moiré, which allowed the team to analyze large numbers of cir-


 


ments were enough to pinpoint warpage as the cause of the high fail- ure rate. But, they did not offer full warpage data on the modules, and did not allow data to be tracked or stored for each individual module. Shadow moiré was used to measure the boards much more accurately, fine-tuning the study.


The company measured a sta- tistically-relevant sample of its six- up daughter cards, more than 6,500


   


The module/daughterboard seemed to be causing the prob- lems, not the carrier. IPC 610 warpage guidelines for the bow and twist of boards allow 0.7 mm (0.03 in.) on each module and 2.0 mm (0.08 in.) on the six-up panel. But, a unique “pad-only” surface on the interconnect side of the company’s module only allowed for a seating plane of less than 0.18 mm (0.007 in.) on the module and less than 0.5 mm (0.02 in.) on the six-up pallet. This is only 25 percent of the generally accepted warpage for stan- dard BGAs and SMT devices. The probability of failure was found to increase significantly — greater than a 1.08 percent failure rate — once the coplanarity of the module exceeded the seating plane of 0.18 mm (0.007 in.).


If the LGA experienced war- page, then it was likely that the sol- der paste would not make proper contact with the LGA at its liquidus temperature, resulting in non-con- tact or cold solder defects.


    See at SMTAI, Booth 115


The data confirmed this hypoth- esis. The team separated the total 6,684 modules into three groups. Group A was the acceptable group, in which warpage was less than the 0.5 mm (0.02 in.) seating plane. Group B, the moderate group, experienced warpage between 0.5 and 1 mm (0.02 and 0.04 in.). Group C was labeled severe and its warpage was anything greater than 1 mm (0.04 in.). Initial measurements were made by feeler gauge, but the final DOE measurements, at room tem- perature in between each reflow cycle, were measured with shadow moiré. All 6,684 modules (1,114 six- up panels) were then assembled, so that a ppm failure rate could be determined per category. Group A (2,760 measured samples) saw a fail- ure rate of only 513 ppm. This sharply contrasts with Group B (2,760 samples), which had a failure rate of 28,751 ppm. Group C (1,164 samples) was even more extreme, with a failure rate of 50,301 ppm. Ultimately, the team found that by improving the stiffness of the


Continued on next page


 


 


      


 


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80  |  Page 81  |  Page 82  |  Page 83  |  Page 84  |  Page 85  |  Page 86  |  Page 87  |  Page 88  |  Page 89  |  Page 90  |  Page 91  |  Page 92  |  Page 93  |  Page 94  |  Page 95  |  Page 96  |  Page 97  |  Page 98  |  Page 99  |  Page 100  |  Page 101  |  Page 102  |  Page 103  |  Page 104  |  Page 105  |  Page 106  |  Page 107  |  Page 108  |  Page 109  |  Page 110  |  Page 111  |  Page 112  |  Page 113  |  Page 114  |  Page 115  |  Page 116  |  Page 117  |  Page 118  |  Page 119  |  Page 120  |  Page 121  |  Page 122  |  Page 123  |  Page 124