This page contains a Flash digital edition of a book.
Page 52


www.us-tech.com


Roboc Dispensing Applicaon? Chances Are We’ve Already Done It!


July, 2011


Through Silicon Vias (TSVs) Continued from previous page


consists of one or more metal inter- connect layers on a silicon substrate, with TSVs connecting one side of the interconnects to the bond pads on the other side. They can be used as a simpler way to connect multiple ICs using fine pitch horizontal wiring, or to connect a high-density IC to a lower-density organic substrate. The


and smaller size, a situation that demands high density and low para- sitic interconnects.


Flip Chips for MEMS Flip chips might be a better


design for MEMS, since, unlike wire arrays, flip chips can be batch fabri- cated and have superior electrical


Dispensing & Punching


Dots 190 Micron Diagram showing TSVs and MFIs connecting a MEMS chip


to a CMOS processor — MEMS sensor IC with three different possible types of sensor arrays, and the use of MFIs and TSVs


to make the high-density, stress-tolerant connections between the sensor IC and the CMOS processor below it.


Step & Repeat RTV, Pick & Place with Scale


latter application — bridging the dimensional in feature sizes in an advanced IC and the printed wiring board — looks particularly attractive. Xilinx used the silicon interpos-


Vision with Assembly From CAD File


er approach late in 2010 when they needed to establish interconnects between a large Field Programmable Gate Array (FPGA) and its organic substrate. They used a silicon inter- poser and, instead of using the large, hard to manufacture and expensive FPGA, they placed on the silicon interposer four smaller, less costly FPGAs having presumably higher yields. This approach very likely had a favorable impact on reliability and costs. In Dr. Bakir’s view, multiple ICs directly stacked with TSVs in fab processes, along with silicon inter- posers, will be areas of significant growth in the use of TSVs in the near future.


performance. But flip chips do not lead to smaller size because they require routing and distribution through the PCB. Flip chips have another drawback: they typically require underfill, which can interfere with performance. They also can be subject to thermomechanical stress, which is sometimes great enough to crack the die. Even without physical damage, thermomechanical stress is hard on MEMS devices. In one test, the performance of a MEMS devices changed by up to 37 percent when thermomechanical stress was applied. “You don’t want the device characteristics to change before and after packaging,” Dr. Bakir says. To solve these problems, Dr.


Bakir’s group has invented, and applied for a patent on, the Mechanically Flexible Interconnect (MFI) — basically a tiny, coiled,


Dispense with Vision & UV Cure


Multiple Valves


Precision Filling


Hot Melt Glue with Robotics


Scanning electron microscope (SEM) image of a group of MFIs after reflow.


Another area of significant TSV Multiple Bio Fills Pick & Place Soldering


815-363-3524 • info@dispenseworks.com www.dispenseworks.com


adaptation will be MEMS (and sen- sor) devices. This area of growth varies from the others because of its diversity: the large and growing number of functions carried out by MEMS devices requires, at the moment, that each pair of ICs — the sensor IC and the processor — be developed individually. This is not a problem as long as they are mounted separately on a board and connected by wires and traces, but the natural evolution of MEMS devices is toward higher density, higher performance,


tapered spring that can be formed at the wafer level. The spring is tapered along its length because modeling showed that this design would more equally distribute stresses. The group is currently fabricating MFIs as small as 50 x 100 microns. In an example of how this


works, a MEMS sensor IC can have three different possible types of sen- sor arrays, and the use of MFIs and TSVs make possible the high-densi- ty, stress-tolerant connections be - tween the sensor IC and the CMOS


Continued on page 59


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80  |  Page 81  |  Page 82  |  Page 83  |  Page 84  |  Page 85  |  Page 86  |  Page 87  |  Page 88