research review Uniting GaN and silicon
A silicon dioxide bonding process promises to unlock the door to circuits exploiting the strengths of silicon and GaN
Researchers from MIT have unveiled a new bonding technology for uniting GaN HEMTs and silicon MOSFETs on 4-inch silicon substrates using foundry compatible processes. The team, led by MIT’s Tomas Palacios from the Department of Electrical Engineering and Computer Science, have used a thin layer of SiO2
technology all the time,” explains Palacois. “It is a material that bonds very well to itself as long as it is atomically smooth.”
to bond a silicon-
on-insulator (SOI) wafer, which was capped with silicon, to a AlGaN/GaN-on- silicon epiwafer made by US firm Nitronex.
This work will help to support efforts to combine high-quality transistors made from silicon with those built from nitrides, and ultimately pave the way to the fabrication of a range of novel circuits: Power distribution schemes for silicon microsystems; digital-to-analogue converters combining exceptional efficiency with high power; and a range of new optoelectronic devices on a silicon platform, which could potentially cover a wide spectral range.
Palacios says that it is possible to scale the SiO2
bonding process to larger wafers, which are more attractive from a commercial perspective: “Since we submitted the paper, we have been able to demonstrate 6-inch hybrid wafers in collaboration with [MIT’s] Lincoln Laboratory.” The team is targeting 8-inch wafers by the end of the year. “It is a very interesting diameter,” says Palacios, “because there are many silicon fabs with a good silicon technology that can accept 8-inch wafers.”
The most widely used approach for uniting nitrides and silicon is hetero-epitaxy. But this requires thick buffer layers and strain- compensation techniques to address the significant lattice and thermal mismatches between the two types of material. The substantial thickness of this buffer – typically 1.5 µm or more – prevents the use of state-of-the-art lithography in the bottom silicon layer, due to a limited depth of focus.
Wafer bonding with various materials can overcome this issue. Palacois’ group has previously used a hydrogen silsequioxane interlayer for bonding, but particles and contamination in this film hamper scaling of the process. Switching the bonding layer to SiO2
dioxide is used in silicon-on-insulator
To fabricate circuits based on silicon and nitride transistors, the researchers clean a Nitronex 4-inch epiwafer and coat its AlGaN surface with a 1 µm-thick film of SiO2
CVD. Heating to 950 °C degasses this wafer, and chemical mechanical polishing creates a smooth top surface.
Organic cleaning prepares the top surfaces of the nitride and silicon-on-SOI wafers, which are bonded by contacting the two wafers under vacuum so that they fuse together. Annealing at 900 °C strengthens this bond, before wet etching and chemical mechanical polishing remove the two top layers: That of the silicon substrate and its oxide.
Standard silicon process technology forms MOSFETs from this hybrid wafer. GaN devices are then added following selective removal of the silicon (100) active layer. This involves annealing the wafer to 870 °C, a step that does not impact the dopant diffusion profile in the silicon devices, according to modelling with the Synopsys’ TSUPREM4 software.
Uniting silicon and nitride transistors by these processes does not degrade their performance, according to the team. Their silicon pMOSFETs, which have a 3 µm gate length, produce a peak drain current of 42.8 mA/mm at a gate-source voltage of -3 V.
Meanwhile, the HEMTs that have a 3 µm gate length and a 1.5 µm gate-source distance deliver a drain current of 420 mA/mm at a gate-source voltage of 1V, and have a gate leakage current below 10-4
mA/mm.
The engineers have also built an AlGaN/GaN HEMT voltage amplifier circuit with a silicon current source. Fed with a 3 V supply, this amplifier delivers a gain of 17.
Goals for the team are to scale the process to 8-inch wafers and work with circuit designers to develop hybrid circuits based on GaN and silicon.
makes a lot of sense. “Silicon
H.-S. Lee et al. Electron Device Lett. 33 200 (2012)
March 2012
www.compoundsemiconductor.net 53
using
Page 1 |
Page 2 |
Page 3 |
Page 4 |
Page 5 |
Page 6 |
Page 7 |
Page 8 |
Page 9 |
Page 10 |
Page 11 |
Page 12 |
Page 13 |
Page 14 |
Page 15 |
Page 16 |
Page 17 |
Page 18 |
Page 19 |
Page 20 |
Page 21 |
Page 22 |
Page 23 |
Page 24 |
Page 25 |
Page 26 |
Page 27 |
Page 28 |
Page 29 |
Page 30 |
Page 31 |
Page 32 |
Page 33 |
Page 34 |
Page 35 |
Page 36 |
Page 37 |
Page 38 |
Page 39 |
Page 40 |
Page 41 |
Page 42 |
Page 43 |
Page 44 |
Page 45 |
Page 46 |
Page 47 |
Page 48 |
Page 49 |
Page 50 |
Page 51 |
Page 52 |
Page 53 |
Page 54 |
Page 55 |
Page 56 |
Page 57 |
Page 58 |
Page 59 |
Page 60 |
Page 61 |
Page 62 |
Page 63 |
Page 64 |
Page 65 |
Page 66 |
Page 67 |
Page 68 |
Page 69 |
Page 70 |
Page 71 |
Page 72 |
Page 73 |
Page 74 |
Page 75 |
Page 76 |
Page 77 |
Page 78 |
Page 79 |
Page 80 |
Page 81 |
Page 82 |
Page 83 |
Page 84 |
Page 85 |
Page 86 |
Page 87 |
Page 88 |
Page 89 |
Page 90 |
Page 91 |
Page 92 |
Page 93 |
Page 94 |
Page 95 |
Page 96 |
Page 97 |
Page 98 |
Page 99 |
Page 100 |
Page 101 |
Page 102 |
Page 103 |
Page 104 |
Page 105 |
Page 106 |
Page 107 |
Page 108 |
Page 109 |
Page 110 |
Page 111 |
Page 112 |
Page 113 |
Page 114 |
Page 115 |
Page 116 |
Page 117 |
Page 118 |
Page 119 |
Page 120 |
Page 121 |
Page 122 |
Page 123 |
Page 124 |
Page 125 |
Page 126 |
Page 127 |
Page 128 |
Page 129 |
Page 130 |
Page 131 |
Page 132 |
Page 133 |
Page 134 |
Page 135 |
Page 136