This page contains a Flash digital edition of a book.
technology  industry


While stress engineering may be the most challenging aspect of


forming GaN-on-silicon devices, it is arguably not the hottest topic. That accolade goes to passivation of surface states


Armed with this method of working, we were able to simultaneously improve: Material aspects, such as channel conductivity and defect density; device related aspects, including in-situ passivation, dynamic performance, enhancement-mode devices, high-voltage operation, power density and operating frequency; and last, but by no means least, reliability. During this effort we paid careful attention to the reproducibility of the results. This approach brought us much success, including state-of-the-art device performances and the unveiling of a device concept for an enhancement-mode 600 V HEMT.


The commercial promise of these achievements has helped us to attract a strong, balanced consortium of investors. Our vision is shared by Robert Bosch Venture Capital, Capricorn Cleantech fund and LRM. Their funding in 2011 has been used to set-up a new plant for producing GaN epiwafers by MOCVD in Hasselt, Belgium.


Taking the strain


Our growth process deals with the strain that arises when GaN is deposited on silicon. These two materials have significantly different crystalline properties and thermal expansion coefficients. Left unchecked, this can lead to strain in the epilayer and substrate that can ultimately cause the wafer to bow and even crack.


By carefully managing this strain, we can make wafers that are suitable for passing through silicon processing lines. Day-in, day-out, we can manufacture 150 mm


epiwafers with a bow well below 50 µm – it is typically 20-30 µm, depending on wafer specs. Uniformity, in terms of standard deviation of either layer thickness or electrical characteristics, is typically better than 3 percent.


These epiwafers are optimized for high voltage/high frequency operation. This requires the formation of a buffer layer that withstands a very high voltage. It is possible to realise this: We have observed that in devices formed with high-quality GaN layers, the upper breakdown voltage is actually limited by the silicon substrate. The epiwafers that we produce for high- voltage devices have a buffer leakage current well below µA/mm at 600 V. Operating frequencies in excess of 100 GHz are also possible with our material, thanks to a reduction of buffer traps.


While stress engineering may be the most challenging aspect of forming GaN-on-silicon devices, it is arguably not the hottest topic. That accolade goes to passivation of surface states. GaN is a piezoelectric material that features an excellent high-electron-concentration – associated with high electron mobility – that is obtained ‘for free’, without the need for any extra doping. But there is a significant price to pay: An extreme sensitivity governing device characteristics, such as current density and threshold voltage, on the filling of those surface states, which have a density comparable to that found in the channel. If passivation is poor, the device’s dynamic behaviour suffers. To combat this so-called dispersion problem, devices must be processed in a carefully controlled manner using high-quality epiwafers, because this leads to optimised buffers and controlled surface states.


Figure 2. Electrical uniformity mapping of 150 mm


GaN-on-silicon wafer,


measured contact-less sheet resistivity


16 www.compoundsemiconductor.net March 2012


Fail to do this, and uncontrolled charging or discharging of these surface states – which can be modified during processing and device operation – can severely degrade the dynamic properties of the device. To prevent this from happening we deposit a unique in-situ SiN capping layer, which is grown by MOCVD as part of the epitaxy process, on top of HEMT epiwafers. The interface between this capping layer and the top nitride surface is incredibly smooth, and it enables perfect passivation of surface states (see Figure 1).


We have shown that this capping layer can properly control the filling of the surface states during device operation. In fact, it is believed that SiN can provide enough charge to neutralize the surface charge of the


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80  |  Page 81  |  Page 82  |  Page 83  |  Page 84  |  Page 85  |  Page 86  |  Page 87  |  Page 88  |  Page 89  |  Page 90  |  Page 91  |  Page 92  |  Page 93  |  Page 94  |  Page 95  |  Page 96  |  Page 97  |  Page 98  |  Page 99  |  Page 100  |  Page 101  |  Page 102  |  Page 103  |  Page 104  |  Page 105  |  Page 106  |  Page 107  |  Page 108  |  Page 109  |  Page 110  |  Page 111  |  Page 112  |  Page 113  |  Page 114  |  Page 115  |  Page 116  |  Page 117  |  Page 118  |  Page 119  |  Page 120  |  Page 121  |  Page 122  |  Page 123  |  Page 124  |  Page 125  |  Page 126  |  Page 127  |  Page 128  |  Page 129  |  Page 130  |  Page 131  |  Page 132  |  Page 133  |  Page 134  |  Page 135  |  Page 136