This page contains a Flash digital edition of a book.
Page 62


www.us-tech.com


February, 2018


Design-for-Testability Verified with Hardware Emulation Continued frompage 60


First, it decreased the duration


of the test cycle. Second, it eased the complexity of test/probe set up, by shrinking the number of I/O signals that must be driven/examined under tester control. Further, BIST made it possible to test circuits at speed (at GHz),


area and more verification cycles (as pseudorandom), but saves the cost of generating and storing test vectors. Also, BIST often takes less time as it can be run at full clock rate.


DFT Verification Scan and BIST are usually


incorporated in the design after it has been verified to be functionally cor-


creates the necessary testing infra- structure for reading test vectors from the STIL file, applying them to the synthesized DUT, and for com- paring the outputs. The compiler also re-compiles and synthesizes the user netlist into a structural description compatible with emulation. The DFT app enables execution


of complete pattern sets for DFT veri- fication in a reasonable time to short- en the pattern development cycle. Scalable hardware and a compiler enables test pattern validation for large gate-level designs with scan and other test structures embedded into


the design. The DFT app is interoper- able with other tools, by supporting standard STIL format files. An emulation session provides


enough verification power to pull the DFT schedule within the time the project management has scheduled. This powerful tool can accelerate time-to-market, increase the yield and ultimately raise profits. Contact: Mentor, A Siemens


Business, 8005 SW Boeckman Road, Wilsonville, OR 97070 % 503-685-7000 E-mail: tessent@mentor.com Web: www.mentor.com r


During runtime, the Veloce Emulator fetches test vectors from


the STIL file, applies them to the DUT and compares the output at emulation speed.


leading to more thorough examina- tions.


The basic approach was to com-


press “good” test responses into a “signature” and implement pseudo- random (or pseudo-exhaustive) pat- tern generators (PRG) onto the chip. BIST is indeed the integration of pat- tern generation and response evalua- tion on the chip. In the most popular BIST


methodology, scan cells are modified to generate pseudorandom test vec- tors at the input to a logic block, and then to collect a signature at the out- put, using a linear feedback shift reg- ister (LFSR). Examples of BIST in - clude LFSR and MISR (multiple-sig- nature input register) used to gener- ate the signature of the tested circuit. BIST consumes more silicon


rect. Unfortunately, the insertion of the on-chip test infrastructure, such as scan chain, BIST structure and compression/decompression logic, may interfere with its functional cor- rectness. It is essential to perform a gate-level verification of the design, after the DFT implant. Right off the bat, HDL simula-


tion cannot do the job. Given the level of design complexity, gate-level simu- lation would require many months — or years — for complete verification. This task is a perfect match for a hardware emulation platform.


Emulation with a DFT App Mentor Graphics offers a DFT


“app” for hardware emulation that includes everything necessary to achieve this objective. Its compiler


CableEye


Whether you're an R&D engineer designing cables for a new product or a production worker checking hundreds of cables an hour, CableEye's unique graphic wiring display tells you what you need to know clearly and immediately.


Graphically see missing or shorted conductors, miswired cables, reversed diodes, and backward connectors. Print crystal-clear test results including the wiring schematic. Graphically compare two cables by alternating the display between your test result and the ideal cable. Run a high-speed resistance test loop while you flex the cable to check for


®


Professional Test System for Cables and Wire Harnesses


Fault


CableEye Wiring Report Name: HD44M-HD44F-S39X


Socket L HD44 Male


SH 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 21 22 23 24 25 26 27 28 29 30 16 17 31 32 33 34 35 36 37 38 39 40 41 42 43 44 M A T C H D A T A 1-6-18 10:57 AM


Print your company information here. Set up in Preferences / Print Options. Z-AXIS CONTROLLER CABLE


Socket R HD44 Female


SH 31 32 33 34 35 36 37 38 39 40 41 42 43 44 21 22 23 24 25 26 27 28 29 30 5 6 7 8 9 10 11 12 13 14 15 16 2 3


Designing the Future’s Inspection Machines


Continued from page 58


SMT Assembly. For SMT assembly, the company pro- vides solutions to meet nearly any need in the industry. Built on the experience of the com- pany in the front-end and back-end semiconductor mar- kets, MVP can now provide the same techniques, resolu- tions, and 3D tools to SMT manufacturers. The company faces new


designs, techniques and chal- lenges regularly. Working with customers, the company identi- fies trends in manufacturing and uses them to find the best place for its defect detection systems. This devel- opment strategy is enabling the com- pany to offer solutions for today, tomorrow and the decades to come.


MVP 2020 inspection system. Contact: Machine Vision


Products, Inc., 5940 Darwin Court, Carlsbad, CA 92008 % 760-438-1138 E-mail: pgroome@visionpro.com Web: www.visionpro.com r


N E T L I S T


L-SH L-1 L-2


-L-3 L-4 L-6 L-7 L-8 L-9


L-10 L-11 L-12 L-13


Actual Screen Display Win XP3 or later


Touch-screen compatible


CableEye Model M3U, Expandable to over 2500 Test Points. Use with Laptops Too!


intermittent connections. Trace hidden wires graphically with our minihook probes. Log test results and print batch reports.


See what our customers say about return-on-investment at


camiresearch.com/testimonials


R-SH L-17 R-2


+R-3


L-5 R-5 R-6 R-7 R-8 R-9


R-10 R-11 R-12 R-13


 


N O T E S


Z-AXIS CONTROLLER CABLE Connector Type: High-density Dsub, 44 pins. Connector must have machined pins and metal shell. Use AMP part 778224-6.


NOTE: Pins 10-15 and 40-44 of this high-density cable carry rarely-used signals and may not be wired in the cable you are testing. This is acceptable.


L A B E L


Z-AXIS CONTROLLER Part Number 355-425A


CableEye® by CAMI Research Inc.  


Fully Document Cables for your Own Records or for your Customers'


How much is your time worth? Chances are that it won't take long for CableEye to earn back your investment (basic systems start at $1295).


Try a Free Demo Unit Today!


Still servicing testers over 20 years old! 1 Yr Renewable Warranty


Free Tech Support!


CAMI Research Inc. ®


CableEye +1 978-266-2655 | sales@camiresearch.com ®


s 0.5


e c


.


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80  |  Page 81  |  Page 82  |  Page 83  |  Page 84  |  Page 85  |  Page 86  |  Page 87  |  Page 88  |  Page 89  |  Page 90  |  Page 91  |  Page 92  |  Page 93  |  Page 94  |  Page 95  |  Page 96  |  Page 97  |  Page 98  |  Page 99  |  Page 100  |  Page 101  |  Page 102  |  Page 103  |  Page 104  |  Page 105  |  Page 106  |  Page 107  |  Page 108  |  Page 109  |  Page 110  |  Page 111  |  Page 112  |  Page 113  |  Page 114  |  Page 115  |  Page 116