Unit –


TERM 4: Formal assessment task: PAT


Practical: learners draw circuit diagrams AND connect circuits showing the effect of circuits with resistors connected in series and parallel. Investigation: introduce Ohm’s Law (qualitatively – no calculations). Learners use one cell, then two cells, and then three cells connected in series and note the effect on the brightness of a lamp. They must conclude that more cells in series (more voltage) will cause the current strength to increase, if the resistance does not change.


Investigation: AND logic gate and simple cases where it is used. Investigation: OR logic gate and simple cases where it is used. Lesson: truth tables for AND & OR logic conditions.


–


Design brief: learners write a design brief giving specifications for a suitable panic button system OR scenario given by the textbook. Circuit diagram: draw the circuit diagram using correct symbol conventions. Make: connect the components specified to form a circuit suitable for at least two switches. Communicate: learners draw the truth table for the device. Communicate: learners prepare an advertising poster for their device. Formal assessment task: End-of-year Examination


Learner’s Book page


150–151


Time


allocation (2 hours)


2


151–152 153


2 2


154–155


1,5


23


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61