technology III-V MOSFETs
Into the third dimension One team that is following Intel’s lead and taking III-V MOSFETs into the third-dimension is Peide Ye’s group from Purdue University. Ye detailed an evolution path for FETs, which begins with a bulk III-V planar architecture and ends with a III-V gate-all- around HFET (see Figure 4). His team have recently fabricated the latter structure, which is built on InP substrates and features a p- doped InGaAs channel, or multiple channels, wrapped in a 10 nm- thick layer of Al2O3 and a thicker layer of WN (see Figure 5 for details). Devices with 4 parallel channels, a 50 nm gate length and a 30 nm fin width produce a very low gate leakage, a peak current of 1170 µA/µm and a sub-threshold swing of 150 mV/decade.
These devices have several promising attributes for making an impact on the ITRS roadmap. Reductions in gate length result in an increase in current and transconductance, and the transistors appear to be immune to short channel effects. What’s more, reductions in the dimensions of the nanowire channels lead to a hike in current flow, thanks to quantum confinement.
Recently, Ye hah a paper accepted for publication in Electronics Letters that details these findings. He and his team found that the current increased by 40 percent when the widths of the nanowires were reduced from 50 nm to 30 nm, while mobility and transconductance increased by 34 percent and just over 20 percent, respectively.
To understand why current increased when the nanowires were thinner – this is the opposite of what one would expect – the team simulated device behaviour using Sentaurus Device, a tool made by Synopsys. Simulations revealed that nanowires operate in the volume inversion regime, which means that the electron density reduces at the edges of the nanowire and increases in its inner region. Electrons can then, on average, travel faster through the channel because it is increasingly likely that there are away from the interface, where scattering impedes progress. Simulations suggest that the proportion of electrons in the middle of the wire increases as its dimensions are reduced, with a very promising electron density profile reached for a width of 10 nm.
Building on silicon If compound semiconductor MOSFETs are to move into production, they must be made on large diameter silicon substrates. Forming high quality germanium and III-V transistors
Figure
6.Researchers at imec are developing processes to unite germanium and III-V transistors on a silicon substrate
on silicon is tricky, due to differences in lattice constants and crystal structures, but progress in this direction has been made by Matty Caymax’s group at imec, Belgium.
At CS Europe Caymax detailed efforts to form high-quality germanium and III-V devices on silicon, the latter achieved using trenches with a cup-shaped bottom (more details can be found at imec prepares the ground for III-V transistors on silicon, Compound Semiconductor March 2011 p.12). This approach eliminates anti-phase domains that lead to device shorting.
“The best result that we have right now is a defect density of 2 x 108 cm-2,” said Caymax. “This is not sufficient – we have to work to get a lower dislocation density.”
Transistors that have been made recently suffer from a high junction leakage. To investigate the origin of this leakage, the team have carried out atom probe tomography, a technique that has revealed that some atoms are located in places where they should not be: some germanium is found in InP, and some indium and phosphorous atoms are located in germanium and the underlying silicon substrate.
Figure 5. Peide Ye’s group at Purdue University have pioneered the III-V gate-all-around
FET.Transistors that they have built so far feature a gate length of 50-120 nm,a fin width of either 30 nm or 50 nm,and 1,4,9 or 19 parallel wires with a length of 150-200 nm and an Al2O3 dielectric with a thickness of 10 nm
Caymax’s team, like those headed by Ye and Thayne, still has work to do to help III-Vs to make an impact in future logic applications. But the results to date are promising, showing ways to overcome many tough hurdles, and it seems that when silicon CMOS finally runs out of steam in a few years’ time, compound semiconductors will be there to pick up the pieces.
© 2012 Angel Business Communications. Permission required.
June 2012
www.compoundsemiconductor.net 29
Page 1 |
Page 2 |
Page 3 |
Page 4 |
Page 5 |
Page 6 |
Page 7 |
Page 8 |
Page 9 |
Page 10 |
Page 11 |
Page 12 |
Page 13 |
Page 14 |
Page 15 |
Page 16 |
Page 17 |
Page 18 |
Page 19 |
Page 20 |
Page 21 |
Page 22 |
Page 23 |
Page 24 |
Page 25 |
Page 26 |
Page 27 |
Page 28 |
Page 29 |
Page 30 |
Page 31 |
Page 32 |
Page 33 |
Page 34 |
Page 35 |
Page 36 |
Page 37 |
Page 38 |
Page 39 |
Page 40 |
Page 41 |
Page 42 |
Page 43 |
Page 44 |
Page 45 |
Page 46 |
Page 47 |
Page 48 |
Page 49 |
Page 50 |
Page 51 |
Page 52 |
Page 53 |
Page 54 |
Page 55 |
Page 56 |
Page 57 |
Page 58 |
Page 59 |
Page 60 |
Page 61 |
Page 62 |
Page 63 |
Page 64 |
Page 65 |
Page 66 |
Page 67 |
Page 68 |
Page 69 |
Page 70 |
Page 71 |
Page 72 |
Page 73 |
Page 74 |
Page 75 |
Page 76 |
Page 77 |
Page 78 |
Page 79 |
Page 80 |
Page 81 |
Page 82 |
Page 83 |
Page 84 |
Page 85 |
Page 86 |
Page 87 |
Page 88 |
Page 89 |
Page 90 |
Page 91 |
Page 92 |
Page 93 |
Page 94 |
Page 95 |
Page 96 |
Page 97 |
Page 98 |
Page 99 |
Page 100 |
Page 101 |
Page 102 |
Page 103 |
Page 104 |
Page 105