search.noResults

search.searching

note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Front End I News


Microsemi unveils industry’s lowest power cost-optimised FPGA product family for access networks, wireless infrastructure, defence and industry 4.0 markets


M


icrosemi Corporation, a leading provider of semiconductor solutions differentiated by power,


security, reliability and performance, has announced the availability of its new cost- optimised PolarFire field programmable gate array (FPGA) product family, delivering the industry’s lowest power at mid-range densities with 12.7 Gbps


Serialiser/Deserialiser (SerDes) transceivers as well as best-in-class security and reliability. The FPGA product family is ideal for a wide range of applications within wireline access networks and cellular infrastructure, defence and commercial aviation markets, as well as industry 4.0 which includes the industrial automation and Internet of Things (IoT) markets. “Our new FPGA product family transforms the way the market thinks about traditional mid-range FPGAs,” said Bruce Weyer, vice president and business unit manager at Microsemi. “For the first time a non-volatile FPGA, with all its known benefits, provides tangible power and cost benefits over SRAM FPGAs that feature 10 Gpbs transceivers—thus delivering the differentiation necessary to cater to our customers’ ever-evolving requirements and simultaneously filling a void in the market.” Microsemi’s PolarFire FPGAs enable the company to increase its FPGA addressable market to over $2.5 billion covering both the low end and mid-range FPGA market segments. In addition, the innovative features of the new product family support Microsemi’s continued growth within the communications infrastructure market.


Today’s cellular infrastructure and


wireline access networks are facing a rapid transformation, having to deliver terabytes of high value content to consumers while reducing operational and capital expenditure spend, as well as reducing their thermal and carbon footprint. Microsemi’s PolarFire FPGAs provide cost- effective bandwidth processing capabilities for the increasing number of converged 10 Gpbs ports with the lowest power footprint. The new FPGA product family also addresses the market’s growing concerns over tangible cyber security threats as well as reliability concerns that face deep submicron SRAM-based FPGAs as they relate to single event upsets (SEUs) in their configuration memory. The new devices are ideal for a number of applications within the communications market, including wireline access, network edge, metro (1-40G); wireless heterogeneous networks, wireless backhaul, smart optical modules and video broadcasting. The devices are also well- suited to applications within the defence and aerospace market, such as encryption and root of trust, secure wireless communications, radar and electronic warfare (EW), aircraft networking, actuation and control. Ideal applications for the FPGAs within the industrial market include process control and automation, machine vision processing and analytics, programmable logic controllers, industrial networking, and video and image processing. “PolarFire FPGAs enable customers to forego purchasing FPGAs with higher


power and cost to obtain the 12.7G transceiver performance required for many mid bandwidth applications, while extending the benefits of our ultralow power, high reliability and high security,” said Shakeel Peera, senior director, SoC product marketing at Microsemi. “Combining the availability of the cost- effective PolarFire FPGAs with Microsemi's broad portfolio of application-specific standard products (ASSPs) enables end-to- end solutions in timing, voice processing, storage, Optical Transport Network (OTN) switching and transport, and power management across multiple market segments.” Microsemi has been actively engaged with select customers in its Early Access Program, and adoption of the product family has already begun.


“In addition to developing leading- edge video compression, communication, test and measurement, networking and consumer products, A2e Technologies also supplies related intellectual property (IP) and design services to Microsemi’s customer base,” said Allen Vexler, CTO of A2e Technologies. “The promise of getting an FPGA from Microsemi with higher performance signal processing and input/output (I/O) capabilities at very low power consumption changes the way we think about developing streaming video products for surveillance, drones and DVRs and it opens up a whole range of new possibilities.”


www.microsemi.com


Xilinx unveils disruptive integration and architectural breakthrough for 5G wireless with RF-class analog technology


X


ilinx, Inc. has announced a disruptive integration and architectural breakthrough for 5G wireless with the infusion of RF-class analog technology


into its 16nm All Programmable MPSoCs. Xilinx’s new All Programmable RFSoCs eliminate discrete data converters, providing 50-75 per cent power and footprint reduction for 5G massive-MIMO and millimeter wave wireless backhaul applications. Large scale 2D antenna array systems will be key to


the increase in spectral efficiency and network densification needed for 5G. Manufacturers must find new ways to meet stringent requirements for commercial deployment. With the integration of high performance ADCs and DACs in an All Programmable SoC, radio and wireless backhaul units can now meet previously unattainable power and form factor requirements, while increasing channel density. Additionally, RFSoC devices allow manufactures to streamline design and development cycles to meet 5G deployment timelines.


The integrated 16nm-based RF data conversion technology includes:


4 March 2017 Components in Electronics • Direct RF sampling for simplified analog design,


greater accuracy, smaller form factor, and lower power • 12-bit ADCs at up to 4GSPS, high channel count, with digital down-conversion


• 14-bit DACs at up to 6.4GSPS, high channel count, with digital up conversion


“The shift to FinFET technology blends high integration density with improvements in analog device performance characteristics,” said Boris Murmann, Professor of Electrical Engineering at Stanford University. “This enables the integration of leading- edge analog/RF macros using a digitally assisted analog design approach.”


“The RFSoC solution from Xilinx is a game changer in the RRU/massive MIMO active antenna array market,” said Earl Lum, president, EJL Wireless Research. “It also allows the company to become the preferred digital solution provider to this market for current and next generation 4G, 4.5G and 5G wireless networks.” “Integrating RF signal processing into All


Programmable SoCs enables our customers to dramatically change their systems architectures. It also continues the Xilinx imperative for continuous, breakthroughs in system integration,” said Liam Madden, corporate vice president, FPGA Development and Silicon Technology at Xilinx. “This will effectively enable our 5G customers to commercially deploy highly differentiated, large-scale, massive-MIMO and millimeter-wave backhaul systems. Our new RFSoC architecture comes at the perfect time, addressing this urgent problem in 5G development.”


www.xilinx.com www.cieonline.co.uk


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52