search.noResults

search.searching

saml.title
dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Feature sponsored by Calibration


SIMPLIFY ANTENNA CALIBRATIONS USING SDR WITH RF PLL PHASE SYNCHRONISATION FEATURE IN MASSIVE MIMO AND PHASED ARRAY SYSTEMS


In this article from Danish Aziz, staff field applications engineer at Analog Devices, the radio frequency (RF) phase-locked loop (PLL) phase synchronisation feature available in Analog Devices’ software-defined radios (SDRs) is highlighted. This functionality helps in reducing the complexity in antenna calibrations, especially for systems that employ large antenna arrays. Control and configuration of synchronisation is provided in the user guide. This article emphasises its application and benefits...


PHASE COHERENT SIGNALS Coherence is a property of waves that defines the relationships existing in the physical quantities of a single wave or between two or more waves. In electronics, physical systems deal with phase, frequency, and amplitude of continuous wave and clock signals. In general terms, two signals are phase coherent if the difference between their phases stays constant and stable over time. Figure 1a shows the phase of two signals over time. The two signals exhibit a coherent phase relationship, as the phase between them remains constant. Figure 1b compares the starting phase of a reference signal in a system upon different power-up cycles. The coherent phase relationship over every power-up could also be observed here. However, Figure 1c presents an example where the phase is incoherent, as the signal starts with a random phase over every power-up.


PHASE IMPERFECTIONS AND THEIR MITIGATION IN MULTICHANNEL AND MULTI-ANTENNA SYSTEMS Phased array and massive MIMO systems have multiple antennas and multiple RF


64


channels. From the digital back end up to the antenna array, phase coherence and timing synchronisation over multiple planes are main requirements in such systems. For example, frame synchronisation is needed on medium access level, coherency is required on digital interface (for example, deterministic latency), synchronisation is necessary in sampling with multiple converters or chips for multiple channels, phase coherency among multiple local oscillators (LO) is essential in generating radio frequencies, and a deterministic phase relationship is needed among the elements of antenna arrays. Thus, maintaining the coherent relationship at different stages is crucial and fundamental. However, it is a challenging task simply due to real-world practical aspects such as part-to- part variation, traces on printed circuit boards, nonlinearities in the components, coupling effects, frequency divider ratios, hardware aging, clock drifts, temperature drifts, and drifts in local oscillators. If multiple RF LOs are used in a system, LO phase drift is an additional factor that varies over multiple channels and over time. Different architecture options are available to


generate coherent RF LO signals. RF LO distribution: The LO signal is generated by a common LO and then distributed in the system. Due to radio frequencies, it is not an easy task. RF losses and RF coupling make it quite difficult. Reference clock distribution: To avoid RF losses, LO signals are generated locally. However, due to variations in PLLs or voltage controlled oscillators (VCOs), extra efforts are needed to synchronise individually generated LO signals. Figure 2 illustrates an example of a multichannel and multi-antenna RF subsystem architecture, which is based on integrated transceiver chips. There is an on- chip frequency synthesiser - a PLL - and a VCO for RF LO generation. The reference clock is generated externally to the transceiver chips and distributed to the device clock inputs respectively to each chip. Further scaling and distribution of the reference clock is done on the chip. In Figure 2, a breakdown of the propagation path is shown from the system reference clock to the antennas. The path could be split into different segments where each segment contributes a


March 2023 Instrumentation Monthly


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80  |  Page 81  |  Page 82