search.noResults

search.searching

saml.title
dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Supplement: Power


Optimize clock performance in the presence of power supply noise


By Jehangir (JP) Parvereshi, technical director, customer engineering at SiTime


PCB layout of a differential oscillator including the power supply rail connection and associated bypass capacitors (left); Simulated power supply waveform illustrates the impact of improper use of a bypass capacitor. With no bypass capacitor the power supply noise is 90 mV peak to peak versus 20 mV peak-to-peak ripple with a bypass capacitor placed very close to the oscillator VDD pins (bottom).


P


ower supply noise poses a significant challenge to electronic system design. To optimize system performance, engineers must ensure that


clocks are resilient to power supply noise. This noise can couple through a clock or timing device to appear as jitter on an output clock.


These two practical strategies can mitigate the effects of power supply noise to maintain optimal system clock performance.


Two methods for power supply noise reduction


1. Add sufficient bypass capacitors to power pins.


In the following example, a differential oscillator clocks a high-speed 100 GbE PHY, but the oscillator exhibits higher- than-expected phase-noise spurs in the 100 kHz to 1 MHz range. This is caused by excessive noise on the reference clock’s power (VDD) pin.


The simulated power supply waveform (top right) demonstrates the impact of improper use of a bypass capacitor. With no bypass capacitor the supply noise is 90


32 July/August 2025 AC frequency response simulation of a problematic LC filter showing resonance peaking.


mV peak to peak. Placing a low Equivalent Series Resistance (ESR) capacitor (0.1µF–1µF) near the VDD pin minimizes high-frequency noise. In this case, power supply noise was reduced from 90 mV peak to peak to 20 mV peak-to-peak ripple. This illustrates the importance of using low


Simulation of a problematic LC filter: Transient response. Components in Electronics www.cieonline.co.uk


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64