search.noResults

search.searching

note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
the highest performance is always achieved. What’s more, because Windows runs natively in this implementation, no Microsoft Windows software license is violated.


Explicit hardware partitioning results in an asymmetric system in which a Windows host system can run different OSs, each tailored to a specifi c function. For example, in an embedded system used to control factory machinery, one or more processor cores can execute the RTOS and its applications and I/O operations, while other processor cores run Windows and its applications and I/O operations.


Windows*


INtime* for Windows


INtime for Windows


CPU 1


CPU 2


CPU 3 Multi-Core PC Platform


A Real-Time Explicit Hardware Partitioning Solution Explicit hardware partitioning based on asymmetric multiprocessing was fi rst intro- duced by TenAsys* Corporation in 1997 and is the most time-tested solution in today’s market. TenAsys INtime for Windows RTOS is fi eld-proven in hundreds of applications running millions of fl awless execution hours. It performs well with processors specifi ed for Intel IoT Gateway Technology such as Intel® core members of the Intel®


Figure 2. Core™ Atom™ processors and multi- processor product family.


Explicit hardware partitioning solutions like TenAsys INtime* for Windows partition a system so that real-time tasks run on its RTOS and Windows applications run on Windows.


For industrial processes, INtime* for Windows’ full-featured RTOS kernel supports 256 priority levels and round-robin sched- uling within each level. The RTOS includes a full complement of inter-process communication and synchronization mechanisms that support the high-end real-time needs of the most demanding embedded applications.


CPU 4


intel.com/embedded-innovator


|


Embedded Innovator


| 13th


Edition


|


2016 | 51


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68