Page 55 of 93
Previous Page     Next Page        Smaller fonts | Larger fonts     Go back to the flash version

11-04 :: April/May 2011

nanotimes News in Brief

55

This photo shows a comparison of two 32 Gigabit (Gb) Intel Micron Flash Technologies (IMFT) 34nm die versus one 64Gb, or 8 Gigabyte (GB), die on 25nm and new 20nm processes. Shrinking NAND lithography is the most cost-effective method for increasing fab output and reducing die cost. Shrinking from 25nm to 20nm process will provide an approxi- mately 50 percent more gigabyte capacity from IMFT factories when compared to current technology. The new 20nm process maintains similar performance and endurance as the previous generation 25nm NAND technology. © Intel / Business Wire

Image: Intel and Micron deliver the industry‘s smallest, most advanced NAND flash process technology at 20nm. Shown is a 64Gb, or 8 Gigabyte (GB), die measuring just 118mm2

. The 64Gb Multi-Level Cell (MLC) NAND device

provides high capacity for smartphones, tablets, SSDs and more. © Intel / Business Wire

http://www.micron.com http://www.intel.com

Previous arrowPrevious Page     Next PageNext arrow        Smaller fonts | Larger fonts     Go back to the flash version
1  |  2  |  3  |  4  |  5  |  6  |  7  |  8  |  9  |  10  |  11  |  12  |  13  |  14  |  15  |  16  |  17  |  18  |  19  |  20  |  21  |  22  |  23  |  24  |  25  |  26  |  27  |  28  |  29  |  30  |  31  |  32  |  33  |  34  |  35  |  36  |  37  |  38  |  39  |  40  |  41  |  42  |  43  |  44  |  45  |  46  |  47  |  48  |  49  |  50  |  51  |  52  |  53  |  54  |  55  |  56  |  57  |  58  |  59  |  60  |  61  |  62  |  63  |  64  |  65  |  66  |  67  |  68  |  69  |  70  |  71  |  72  |  73  |  74  |  75  |  76  |  77  |  78  |  79  |  80  |  81  |  82  |  83  |  84  |  85  |  86  |  87  |  88  |  89  |  90  |  91  |  92  |  93