search.noResults

search.searching

saml.title
dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Data acquisition


In this article, Nikhil Ahuja, product applications engineer at Analog Devices, provides an overview of the JESD204B/JESD204C interface on the ultrawideband direct RF sampling high speed data converters and how to implement these interfaces to enable higher data transfer speeds. The article explains how high speed data converters with the JESD204B/JESD204C interface add value to the end system application. It describes the role of each implementation layer and highlights FPGA IP, tools, and platform solutions to enable a seamless upgrade as well as an optimal approach to debugging once an interface has been implemented.


Figure 1. Interfacing with high speed data converters.


protocol selection, descrambles, lane aligns, and defames lane data. For JESD204B, it performs frame alignment character replacement. For JESD204C, it performs multiblock and extended multiblock alignment required to synchronise data over the link. The ADI JESD204B/JESD204C transmit link layer and ADI JESD204B/JESD204C receive link


Instrumentation Monthly March 2024


layer IPs are optimised for interoperability with ADI high speed data converter products and unencrypted RTL and IP drivers are available to use in FPGA designs to interface with ADI high speed data converter products. For the data link layer, the AMD Xilinx FPGA JESD204 or Intel FPGA JESD204 framer and de-framer IPs can also be used.


3. Transport Layer


The transport layer converts lane data back to ADC sample data on the transmit path or DAC pattern data into lane data on the receive path. The configuration determines the sample data format.


The ADI ADC companion transport layer RTL generator and the ADI DAC companion


Continued on page 64... 63


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58  |  Page 59  |  Page 60  |  Page 61  |  Page 62  |  Page 63  |  Page 64  |  Page 65  |  Page 66  |  Page 67  |  Page 68  |  Page 69  |  Page 70  |  Page 71  |  Page 72  |  Page 73  |  Page 74  |  Page 75  |  Page 76  |  Page 77  |  Page 78  |  Page 79  |  Page 80