search.noResults

search.searching

saml.title
dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Feature: Embedded design


Te architecture shown in Figure 5 is


suitable for both video processing and wireless communication management. By porting the DSP functionalities on to the FPGA, the Amanda processor can act as a system manager, free from having to implement a wireless communications stack. Since both the Amanda and FPGA have access to external memory, data can rapidly be exchanged between the processors and components. Te second infotainment setup, shown in Figure 6, highlights the FPGA’s ability to address both the incoming high-speed analogue data and handle compression and encoding needed for video applications. In fact, all this functionality can be pushed onto the FPGA, addressed in real time through parallel processing. By adding an FPGA to an existing


Figure 6: Infotainment FPGA co-processor architecture, example 2


real-time response of the system, but when moved to the FPGA, the situation improved: • De-randomisation was executed in real- time without bottlenecks;


• Te host processor’s computational overhead was significantly reduced, and it better performed a desired logging role.


• Te entire system performance was much improved.


Automotive infotainment example Sophisticated infotainment systems in cars are a customer-required feature – highly visible and expected to provide great functionality and exceptional performance. To address these requirements, signal processing and wireless communications are a must. Delphi Delco Electronics Systems’s


automotive entertainment architecture uses a Renesas MCU, the SH-4, with a companion ASIC, Hitachi’s HD64404 Amanda. Te satisfies over 75% of the automotive market’s baseline entertainment requirements, but it does not process video or offer wireless communication. Tese were resolved by adding an FPGA to the existing architecture and design.


hardware architecture, the proven performance of the existing hardware


Figure 7: Design flow implementation


www.electronicsworld.co.uk May 2022 21


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52