12-02 :: February/March 2012
nanotimes
Companies Facts
S
urrey NanoSystems has raised third round funding of £4.5 million (US$7.1m) – one of the largest
amounts secured by any UK semiconductor-focused company in the last year – from a consortium led by New Wave Ventures. The funds will be used to com- mercialize innovations in materials to support the continued scaling of integrated circuits. These inclu- de an advanced dielectric thin film for insulation applications, and a process for growing carbon-based interconnections or “vias”. Progress in both of these back-end-of-line semiconductor fabrication areas is critical if manufacturers are to continue silicon‘s evo- lution to next-generation geometry sizes, operating speeds and power conservation.
Surrey NanoSystems has developed a new class of high performance dielectric material for inter-layer or inter-metal insulation. With an effective dielectric constant of less than 2.4, it offers an advanced alter- native to current ‘low k‘ semiconductor insulation materials. It also has the advantages of having high Young’s modulus and hardness, being non porous, and offering excellent resistance to the liquid chemi- cals employed in semiconductor processing - making it a robust and reliable material for IC fabrication.
Moreover, Surrey NanoSystems’ fabrication system and process allows high density CNT structures to be grown at silicon-friendly processing temperatures of 350° C or less (662° F).
http://www.surreynanosystems.com S
USS MicroTec and GenISys GmbH, provider of high-performance software solutions for nano scale fabrication, announced a cooperation agree-
“As low-k dielectrics become more porous, methods for sealing these open pores will become increasingly important for integration with subsequent proces- sing,” says Robert Ditizio, Tegal’s Chief Technologist. “Tegal’s patented process solution addresses the re-
ment to combine the SUSS MicroTec mask aligner tools with the GenISys simulation software Layout LAB.
Within the cooperation GenISys Layout LAB™ has been enhanced to accurately model all available SUSS MicroTec mask aligner exposure optics. Both parties join forces to market the SUSS MicroTec mask aligner technology with the GenISys lithography simulation software Layout LAB™.
http://www.genisys-gmbh.com
41
T
egal Corporation (NASDAQ:TGAL) announced renewed efforts to make available the balance of
its semiconductor process-related intellectual proper- ty portfolio. The remaining portfolio consists of thin film structures and process technology pertaining to copper barrier and low-k dielectric technology.
On December 30, 2011, Tegal had sold over thirty patents from Lots 1-3 of its Nano Layer Deposition (NLD) Patent Portfolio to multiple bidders for an aggregate consideration of approximately $4 million. Interest in Lots 1-3 had come primarily from capital equipment manufacturers, whereas ongoing discus- sions regarding the sale of Lot 4 of the NLD Patent Portfolio is primarily with IC device manufacturers and intellectual property aggregators.
Page 1 |
Page 2 |
Page 3 |
Page 4 |
Page 5 |
Page 6 |
Page 7 |
Page 8 |
Page 9 |
Page 10 |
Page 11 |
Page 12 |
Page 13 |
Page 14 |
Page 15 |
Page 16 |
Page 17 |
Page 18 |
Page 19 |
Page 20 |
Page 21 |
Page 22 |
Page 23 |
Page 24 |
Page 25 |
Page 26 |
Page 27 |
Page 28 |
Page 29 |
Page 30 |
Page 31 |
Page 32 |
Page 33 |
Page 34 |
Page 35 |
Page 36 |
Page 37 |
Page 38 |
Page 39 |
Page 40 |
Page 41 |
Page 42 |
Page 43 |
Page 44 |
Page 45 |
Page 46 |
Page 47 |
Page 48 |
Page 49 |
Page 50 |
Page 51 |
Page 52 |
Page 53 |
Page 54 |
Page 55 |
Page 56 |
Page 57 |
Page 58 |
Page 59 |
Page 60 |
Page 61 |
Page 62 |
Page 63 |
Page 64 |
Page 65 |
Page 66 |
Page 67 |
Page 68 |
Page 69 |
Page 70 |
Page 71 |
Page 72 |
Page 73 |
Page 74 |
Page 75 |
Page 76 |
Page 77 |
Page 78 |
Page 79 |
Page 80 |
Page 81 |
Page 82 |
Page 83 |
Page 84 |
Page 85 |
Page 86 |
Page 87 |
Page 88 |
Page 89