This page contains a Flash digital edition of a book.
Product Focus I Power Management

Given PoE’s cost sensitivity, the natural choice is to use the LM5072 to build a flyback converter. The flyback solution in fact offers a multiple isolated output with the right compromise between cost and efficiency and with typical output power between a few watts up to 20-30 watts. Though flyback converters at low power

levels are usually operated in discontinuous conduction mode (DCM), the best efficiency is obtained in the continuous conduction mode (CCM) where, for a given output power, the RMS current in the primary side FET is smaller. As a drawback it presents a right-half-plane zero of close loop transfer function that forces it to roll off the cross-zero-frequency at a relatively low frequency, increasing the dynamic response time of the close loop. Based on the specs shown in Table 1, a basic dimensioning for a flyback converter in CCM is provided. The selection of the correct duty cycle in nominal condition is an important point in the flyback dimensioning since an increase of maximum duty cycle reduces the peak current on the primary side, resulting in lower overall rms current and lower losses.


Vout1 (main) lout1

Vout2 (aux) lout2

Min Nom 26V 36V 3.3V

Max 48V

0.1A - 3A 10V

1mA - 10mA

Table 1.PoE power converter voltage and current requirements

   

At the same time the increase of the duty cycle increases the maximum stress voltage between drain to source of the main switching MOSFET, and increases the peak current on the secondary side. The Duty cycle (D) that occurs at nominal input voltage condition can be defined by maximizing the utilisation factor. The utilisation factor (UI) is the total output power divided by the total maximum stress (UI) of the switching MOSFETs. Considering the PoE power levels and input voltage range, it is possible to minimise the FET utilisation factor by choosing a duty cycle for nominal working condition of about 0.4, that translates in to an optimal primary/secondary transformer winding turn ration of 6:1 and a FET with a voltage rating of 80V.

Primary inductance There are several criterions for selecting the primary and secondary inductances, but in practice it’s a compromise between transformer size, peak currents, and RHP zero frequency. All these parameters are functions of duty cycle, load, inductance and input voltage. Figure 3 represents the effects of the primary inductance on primary and secondary currents, and RHP zero for the specified PoE application. The primary inductance and the duty cycle will influence the right half plane zero (RHZ). From Figure 3 it is evident that by increasing the inductance the ripple currents are reduced, therefore input/output ripple voltage and capacitor size could be reduced as well, but increasing the inductance increases the number of primary and secondary windings of the transformer, resulting in

   

Figure 3: Primary, secondary ripple current, RHP zero versus primary inductance of a typical CCM flyback design

higher transformer losses and size, and it also reduces the RHP zero frequency. The RHZ adds a phase lag of the close loop control characteristic forcing the maximum cross over frequency to be at most 1/4 RHP frequency, resulting in slower transient response and control bandwidth. Common sense suggests not to oversize the inductance otherwise it will compromise the overall close loop performance of the entire system, the size and losses of the flyback-transformer.

A basic overview of the PoE IEEE802.3af has been presented and some of the implementation problems highlighted. An efficient way to solve these issues is to leverage the high integration level of the LM5072 controller enhancing IEEE802.3af compliance design with the minimum number of external components and

    

providing PWM control to implement a continuous conduction mode flyback converter.

When the LM5072 is used in a CCM flyback supply designed for an output power of 13W with a diode rectifier, the power supply will typically be above 80% efficient at an input voltage of 48V and an output voltage of 3.3V, (the efficiency will increase or decrease as the output voltage respectively increases or decreases) resulting in the best way to squeeze the maximum power out of your existing LAN infrastructure while keeping the system simple and flexible.

National Semiconductor |

 

 

 

 


  

   

  

 


 

 

 

 


 

   

 

   

Components in Electronics July/August 2011 41

Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52