search.noResults

search.searching

saml.title
dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
• • • ELECTRICAL DESIGN SOFTWARE • • •


Keysight unveils EDA 2024 integrated software to increase engineering productivity


Keysight Technologies has introduced Keysight EDA 2024, a tightly integrated suite of electronic design automation (EDA) software tools that ensures first pass success


T


his new integrated EDA software facilitates a “shift left” approach to increase productivity for engineers developing high speed, high frequency products in multiple applications. Shift left is an established electrical engineering practice that moves design validation forward in the development cycle to accelerate time-to-market. The rising complexity of electronic systems demands that designers complete as much validation in the virtual domain where it is easier and more cost-effective to correct functional and physical issues. I


mplementation of accurate modelling and simulation methodologies that create virtual prototypes and digital twins is essential to handling complexity. Key to building accurate models and faster simulations is incorporation of actual measurement data into the design and validation process in virtual space. Keysight EDA 2024 software includes new system and circuit design workflow integration, power amplifier modelling and simulation optimisation, and Satcom design evolution enhancements.


The improvements expand on the software automation, intellectual property and design data management, and simulation acceleration capabilities previously announced. Powered by Keysight measurement science, the new tools provide engineers with a comprehensive solution that speeds virtual prototype creation with highly accurate validation prior to building physical prototypes and starting volume production manufacturing.


Streamlining system and


circuit design workflows The RF System Explorer integrates system architecture exploration and analysis features from SystemVue into Advanced Design System (ADS) to enable design sharing between system and circuit level workflows. RF System Explorer allocates a hierarchical subsystem and parameters to a circuit designer to change radio frequency (RF) block parameters or


select the analysis path without impacting the overall architecture. Circuit designers can incorporate their circuit design or derived behavioural model into the allocated subsystem for RF verification and optimisation. Connected workflows between SystemVue and ADS enable designers to extract models of the circuit design and simulate them using RF System Explorer. Streamlined workflows provide more efficient communication between architects and subsystem engineers in enterprise teams. System architects pre-configure their own templates in SystemVue for more effective collaboration with their RF circuit design teammates. Engineering teams also avoid duplication of results visualisation in ADS. The API-based tool integration maintains an open environment with the option for third-party software connectivity.


Optimising wide bandgap power amplifier modelling


and simulation Like RF System Explorer’s workflow integration, the Digital Pre-Distortion (DPD) Explorer and DPD Designer tools optimise power amplifier design methodology across levels of abstraction. These tools enable power amplifier designers working on broadband applications – including 5G FR2, DVB- S2X, and WLAN – to leverage a new Dynamic Gain Model that accounts for non-linear memory effects in topologies such as GaN Doherty.


Compact waveforms deliver unparalleled simulation speed and DPD optimisation that improves the entire power amplifier design and validation process. DPD Explorer and DPD Designer utilise the same precise measurement science and algorithms found in Keysight’s PNA-X to ensure high performance results for adjacent channel power ratio (ACPR) and error vector magnitude (EVM) metrics.


Evolving satcom design for 5GNTN, DVB-S2X, and phased array applications SystemVue enhancements address 5G non- terrestrial network (NTN), DVB-S2X, and phased array development projects. For 5G NTN, SystemVue updates the 5G New


Radio (NR) simulation library with 1024 QAM modulation for 3GPP Release 17 and associated MCS table. The library supports full end-to-end physical layer system simulation of various NTN deployments, a new 5G channel model, and an advanced transceiver. The channel model for NTN provides all the propagation characteristics to model a variety of satellite links. It supports large path delay, large-frequency Doppler Shift, and satellite trajectory visualisation. Niels Faché, vice president and general manager, Keysight EDA, said: “Domain context matters as design engineers strive to meet rising complexity challenges and boost their productivity. “The breadth of improvements we’ve packed into Keysight EDA 2024 is aimed squarely at our customers’ major pain points—faster time-to- market, first pass success, automated, integrated, and open workflows, and high speed and high frequency performance. “We’ve invested heavily in software R&D to create whole product solutions spanning design, emulation, and test disciplines, and incorporating our deep workflow know-how into the early stages of product development. It’s not just plain vanilla shift left, but rather shift left powered by measurement science and application domain expertise that customers count on Keysight EDA to deliver.”


38 ELECTRICAL ENGINEERING • OCTOBER 2023


electricalengineeringmagazine.co.uk


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50