search.noResults

search.searching

saml.title
dataCollection.invalidEmail
note.createNoteMessage

search.noResults

search.searching

orderForm.title

orderForm.productCode
orderForm.description
orderForm.quantity
orderForm.itemPrice
orderForm.price
orderForm.totalPrice
orderForm.deliveryDetails.billingAddress
orderForm.deliveryDetails.deliveryAddress
orderForm.noItems
Embedded Technology


Solving 5G mass deployment challenges


By David Brubaker, senior product line manager at Xilinx 5


G has transitioned from concept to reality with deployments of 5G infrastructure and enabled devices; it is apparent that the 5G economy will not be a repeat of 3G or 4G. New challenges require adaptive solutions that can address diverse requirements, while evolving with market needs. The Zynq UltraScale+ RFSoC DFE meets these challenges due to its architecture that integrates more hard IP logic than traditional soft logic, making it cost and power competitive with a custom ASIC while also retaining the Xilinx adaptable DNA.


Challenges on the 5G Frontier The need for wider bandwidth in the radio unit (RU) is not just about increasing data rates; operators need to meet complex radio configurations for existing and new bands. To meet these requirements, radios are designed to support the widest possible instantaneous bandwidth (iBW). For instance, early 5G radios supported bandwidths up to 200MHz, but future radios require up to 400MHz. Even though 5G is the default wireless standard, 4G shipments will continue in significant volume for years. When upgrading or installing a 5G network, operators must provide 4G coverage and since tower space is rented by the unit and weight, a multi-mode RU with both 4G and 5G reduces both CAPEX and OPEX.


Another complexity in 5G radios is the distributed unit (DU) interface. The typical splits are 7.1, 7.2, and 7.3; the RU must support all of these.


Diverse use cases


3G was about voice and texting; operators sold talk time minutes and number of texts. 4G had one use case: mobile data, which enabled the rise of the smart phone with operators selling data in GB per month. 5G, on the other hand, has three main use cases as shown in Figure 1: Enhanced Mobile Broadband (eMBB), Ultra-Reliable Low- Latency Communication (URLLC), and Massive Machine Type Communication (mMTC). Optimising each of these use cases separately


36 July/August 2021


would lead to very different radio solutions; 5G blends them into one standard.


Today, both the O-RAN Alliance and the Telecom Infra Project are disrupting established business models by enabling diverse suppliers. Disruptive 5G operators, like Dish, Rakuten, and RJIO, are challenging their peers and incumbent operators. Disruption and true innovation will happen in private networks that use mMTC and URLLC features to provide complete enterprise solutions.


Figure 1. 5G use cases


Today’s 5G is all about eMBB. Operators race to deploy 5G in order to lure customers to the fastest network. Since URLLC and mMTC are new, there is no developed market or economy implementing them. The main application touted for URLLC is autonomous driving, but the 5G network will not assume a significant role in this area. That process will operate in situ. A viable URLLC use case is vehicle or machine operation in situations too dangerous for onboard control, like mining and disaster operations.


For the mMTC use case, metrics of up to 1 million connected devices per sqKm are presented. For smart home devices, WiFi works just fine, and 5G will not replace it. The mMTC use case will be more important for industrial, commercial, and government applications, for example, smart factories and smart cities.


Evolving standards


The 4G LTE standard was finalised with Release 9 in 2009 and then evolved over the next eight years with 5 3GPP releases to 4G LTE Advanced. The first and second phases of 5G have been defined in release 15 and 16 and cover the eMBB, mMTC, and URLLC basics. Work has started on release 17, and release 18 is in planning. The 5G standard will evolve with market needs over the next decade.


5G market disruption


Another challenge for 5G can be broadly captured as market disruption. Looking back at the 4G market, it is rigid. 4G had one use case, and the market consisted of traditional operators selling data to consumers and buying network infrastructure from traditional hardware OEMs.


Components in Electronics


Figure 2. 5G will enable innovation in private networks


The result is a dynamic 5G economy with new operators and suppliers shown in Figure 3.


When fully utilising the DFE hard IP blocks, power consumption of a Zynq RFSoC DFE is about 50 per cent lower than an equivalent implementation in a Zynq RFSoC Gen 3 device.


The hard IP blocks, as shown in Figure 6, are placed physically in the Zynq RFSoC DFE consistent with the data flow. Each IP function is composed of multiple instantiations, enabling the device to scale up or down depending on the application. To provide the most flexibility, the user can bypass any block and add logic at any point in the datapath.


Figure 3. 5G: New business models, markets, and competition


Current and future 5G needs The Zynq RFSoC DFE implements known and compute intensive DFE functions in a hardened or ASIC-like structure, which are configurable for both 4G and 5G new radio (NR) standards.


Figure 5. Benefits of hard IP implementation


Figure 6. Functional block diagram of the Zynq RFSoC DFE


The Zynq RFSoC DFE supports multi- band, and multi-mode radios up to 400MHz iBW in FR1 (up to 7.125GHz) and up to 1600MHz iBW when used as an IF transceiver for FR2.


Figure 4. Zynq RFSoC DFE integrates a complete DFE subsystem with hard IP


These hardened cells occupy less silicon area and can reduce power consumption by up to 80 per cent compared to traditional FPGA soft logic as shown in Figure 5. Since each hard IP core is physically smaller than soft logic, additional cores are added to provide 2X DFE processing capability compared to Zynq UltraScale+ RFSoC Gen 3 devices.


In summary, the Xilinx Zynq UltraScale+ RFSoC DFE, based on the successful Zynq UltraScale+ RFSoC, includes all the critical and compute intensive digital processing blocks in a hardened, standard-compliant configuration, providing the benefits of an ASIC yet maintaining its adaptable and time-to-market Xilinx DNA by including adaptable logic for unknown future requirements and market needs.


xilinx.com www.cieonline.co.uk


Page 1  |  Page 2  |  Page 3  |  Page 4  |  Page 5  |  Page 6  |  Page 7  |  Page 8  |  Page 9  |  Page 10  |  Page 11  |  Page 12  |  Page 13  |  Page 14  |  Page 15  |  Page 16  |  Page 17  |  Page 18  |  Page 19  |  Page 20  |  Page 21  |  Page 22  |  Page 23  |  Page 24  |  Page 25  |  Page 26  |  Page 27  |  Page 28  |  Page 29  |  Page 30  |  Page 31  |  Page 32  |  Page 33  |  Page 34  |  Page 35  |  Page 36  |  Page 37  |  Page 38  |  Page 39  |  Page 40  |  Page 41  |  Page 42  |  Page 43  |  Page 44  |  Page 45  |  Page 46  |  Page 47  |  Page 48  |  Page 49  |  Page 50  |  Page 51  |  Page 52  |  Page 53  |  Page 54  |  Page 55  |  Page 56  |  Page 57  |  Page 58