Column: Circuit drill
Figure 2: The frequency
performance of the CW filter
100MHz. Te input signal amplitude was fixed at 1Vac, a deliberate decision, to ensure that any observed changes in the output could be directly attributed to changes of the power supply voltages and not the input signal. All the other components were kept unchanged throughout the experiment. Figure 3 shows the V2 values and the corresponding V3 values. Figure 3 also shows several important
findings: First, the output signal amplitudes are not constant, but fluctuate depending on the changes of both V2 and V3. Tis indicates an inherent variability and complexity in the relationship between these parameters. Also, it is crucial to note that the changes in output signal amplitude are
not linear, suggesting that the relationship between the output signal amplitude, V2 and V3 is more intricate than a simple one-to-one correlation, warranting further investigation into the underlying mechanisms. Te most significant output signal
amplitude observed in the experiment was when the V2 power supply is 18Vdc and V3 power supply is 5Vdc, which yielded the highest amplitude, providing a potential benchmark for future experiments.
Results Tis experiment provides valuable insight into the performance of CW filters under varying power supply voltages. Te results clearly show that the output signal amplitudes
are influenced by changes in both V2 and V3. With these findings circuit designers can easily optimise the performance of their CW filter circuits. Knowing the optimal voltage levels for V2 and V3 will help achieve the highest output amplitude, thereby improving the efficiency and performance of this type of circuit. Additionally, the experiment shows that the
changes in output signal amplitude are not linear, highlighting the complex relationship between power supply voltages and output signal amplitudes. Tis understanding can aid designers in making more informed decisions when configuring their circuits, potentially leading to more sophisticated and efficient designs.
Figure 3: Output signal amplitude vs. V2 and V3
www.electronicsworld.co.uk June 2024 09
Page 1 |
Page 2 |
Page 3 |
Page 4 |
Page 5 |
Page 6 |
Page 7 |
Page 8 |
Page 9 |
Page 10 |
Page 11 |
Page 12 |
Page 13 |
Page 14 |
Page 15 |
Page 16 |
Page 17 |
Page 18 |
Page 19 |
Page 20 |
Page 21 |
Page 22 |
Page 23 |
Page 24 |
Page 25 |
Page 26 |
Page 27 |
Page 28 |
Page 29 |
Page 30 |
Page 31 |
Page 32 |
Page 33 |
Page 34 |
Page 35 |
Page 36 |
Page 37 |
Page 38 |
Page 39 |
Page 40 |
Page 41 |
Page 42 |
Page 43 |
Page 44 |
Page 45 |
Page 46 |
Page 47 |
Page 48 |
Page 49 |
Page 50 |
Page 51 |
Page 52
